

# DDR4 SDRAM UDIMM

#### NTCKF2666DD4-4GB

#### **Features**

- DDR4 functionality and operations supported as de-fined in the component data sheet
- 288-pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates: PC4-2666,
- 4GB (1 Gig x 64)
- $V_{DD} = 1.20V (NOM)$
- Vpp = 2.5V (NOM)
- $V_{DDSPD} = 2.5V (NOM)$
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- Data bus inversion (DBI) for data bus
- · On-die VREFDO generation and calibration
- · Dual-rank
- On-board serial presence-detect (SPD) EEPROM
- 16 internal banks; 4 groups of 4 banks each
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Gold edge contacts
- · Halogen-free
- · Fly-by topology
- · Terminated control, command, and address bus

# Figure 1: 288-Pin UDIMM (MO-309, R/C-B, R/C-B1)

Module height: 31.25mm (1.23in)	_
	2

#### **Options**

#### Marking

- Operating temperature
  - Commercial  $(0^{\circ}C \le TOPER \le 95^{\circ}C)$
- None

- Package
  - 288-pin DIMM (halogen-free)
- Z

- Frequency/CAS latency
  - -0.83ns @ CL = 8 (DDR4-2400)



# **Pin Assignments**

The pin assignment table below is a comprehensive list of all possible pin assignments for DDR4 UDIMM modules. See Functional Block Diagram for pins specific to this module.

**Table 1: Pin Assignments** 

		288-	Pin DDR4	UDIMI	M Front					288-Pin DDR4 UDIMM Back						
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	
1	NC	37	V <sub>SS</sub>	73	V <sub>DD</sub>	109	V <sub>SS</sub>	145	NC	181	DQ29	217	V <sub>DD</sub>	253	DQ41	
2	V <sub>SS</sub>	38	DQ24	74	CK0_t	110	DM5_n/ DBI5_n, NC	146	V REFCA	182	V <sub>SS</sub>	218	CK1_t	254	V <sub>ss</sub>	
3	DQ4	39	V <sub>SS</sub>	75	CK0_c	111	NC	147	V <sub>SS</sub>	183	DQ25	219	CK1_c	255	DQS5_c	
4	V <sub>SS</sub>	40	DM3_n/ DBI3_n, NC	76	V <sub>DD</sub>	112	V <sub>SS</sub>	148	DQ5	184	V <sub>SS</sub>	220	V <sub>DD</sub>	256	DQS5_t	
5	DQ0	41	NC	77	V <sub>TT</sub>	113	DQ46	149	V <sub>SS</sub>	185	DQS3_c	221	V <sub>TT</sub>	257	V <sub>SS</sub>	
6	V <sub>SS</sub>	42	V <sub>SS</sub>	78	EVENT_n, NF	114	V <sub>SS</sub>	150	DQ1	186	DQS3_t	222	PARITY	258	DQ47	
7	DM0_n/ DBI0_n, NC	43	DQ30	79	A0	115	DQ42	151	V <sub>SS</sub>	187	V <sub>SS</sub>	223	V <sub>DD</sub>	259	V <sub>ss</sub>	
8	NC	44	V <sub>SS</sub>	80	V <sub>DD</sub>	116	V <sub>SS</sub>	152	DQS0_c	188	DQ31	224	BA1	260	DQ43	
9	V <sub>SS</sub>	45	DQ26	81	BA0	117	DQ52	153	DQS0_t	189	V <sub>SS</sub>	225	A10_AP	261	V <sub>SS</sub>	
10	DQ6	46	V <sub>SS</sub>	82	RAS_n/ A16	118	V <sub>SS</sub>	154	V <sub>SS</sub>	190	DQ27	226	V <sub>DD</sub>	262	DQ53	
11	V	47	CB4/ NC	83	V <sub>DD</sub>	119	DQ48	155	DQ7	191	V <sub>SS</sub>	227	NC	263	V <sub>SS</sub>	
12	DQ2	48	V <sub>ss</sub>	84	CS0_n	120	V <sub>ss</sub>	156	V <sub>SS</sub>	192	CB5, NC	228	WE_n/ A14	264	DQ49	
13	V <sub>SS</sub>	49	CB0/ NC	85	V <sub>DD</sub>	121	DM6_n/ DBI6_n, NC	157	DQ3	193	V <sub>SS</sub>	229	V <sub>DD</sub>	265	V <sub>ss</sub>	
14	DQ12	50	V <sub>SS</sub>	86	CAS_n/ A15	122	NC	158	V <sub>SS</sub>	194	CB1, NC	230	NC	266	DQS6_c	
15	V <sub>SS</sub>	51	DM8_n/ DBI8_n, NC	87	ODT0	123	V <sub>SS</sub>	159	DQ13	195	V <sub>SS</sub>	231	V <sub>DD</sub>	267	DQS6_t	
16	DQ8	52	NC	88	V <sub>DD</sub>	124	DQ54	160	V <sub>SS</sub>	196	DQS8_c	232	A13	268	V <sub>SS</sub>	
17	V <sub>ss</sub>	53	V <sub>ss</sub>	89	CS1_n, NC	125	V <sub>ss</sub>	161	DQ9	197	DQS8_t	233	V <sub>DD</sub>	269	DQ55	
18	DMI_n/ DBI1_n, NC	54	CB6/ DBI8_n, NC	90	V <sub>DD</sub>	126	DQ50	162	V <sub>SS</sub>	198	V	234	NC	270	V <sub>SS</sub>	
19	NC	55	V <sub>SS</sub>	91	ODT1, NC	127	V <sub>SS</sub>	163	DQS1_c	199	CB7, NC	235	NC	271	DQ51	
20	V <sub>SS</sub>	56	CB2/ NC	92	V <sub>DD</sub>	128	DQ60	164	DQS1_t	200	V <sub>SS</sub>	236	V <sub>DD</sub>	272	V <sub>SS</sub>	
21	DQ14	57	V <sub>SS</sub>	93	NC	129	V <sub>SS</sub>	165	V <sub>SS</sub>	201	CB3, NC	237	NC	273	DQ61	
22	V <sub>SS</sub>	58	RESET_n	94	V <sub>SS</sub>	130	DQ56	166	DQ15	202	V <sub>SS</sub>	238	SA2	274	V <sub>SS</sub>	
23	DQ10	59	V <sub>DD</sub>	95	DQ36	131	V <sub>SS</sub>	167	V <sub>ss</sub>	203	CKE1, NC	239	V <sub>SS</sub>	275	DQ57	



Table 4: Pin Assignments (Continued)

		288	-Pin DDR4 I	JDIMN	/I Front			288-Pin DDR4 UDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
24	SS	60	CKE0	96	V <sub>SS</sub>	132	DM7_n/ DBI7_n, NC	168	DQ11	204	V <sub>DD</sub>	240	DQ37	276	V <sub>SS</sub>
25	DQ20	61	V <sub>DD</sub>	97	DQ32	133	NC	169	V <sub>SS</sub>	205	NC	241	V <sub>SS</sub>	277	DQS7_c
26	V <sub>SS</sub>	62	ACT_n	98	V <sub>SS</sub>	134	V <sub>SS</sub>	170	DQ21	206	V <sub>DD</sub>	242	DQ33	278	DQS7_t
27	DQ16	63	BG0	99	DM4_n/ DBI4_n, NC	135	DQ62	171	V <sub>SS</sub>	207	BG1	243	V <sub>SS</sub>	279	V <sub>SS</sub>
28	V <sub>SS</sub>	64	V <sub>DD</sub>	100	NC	136	V <sub>SS</sub>	172	DQ17	208	ALERT_n	244	DQS4_c	280	DQ63
29	DM2_n/ DBI2_n, NC	65	A12/BC_n	101	V <sub>SS</sub>	137	DQ58	173	V <sub>SS</sub>	209	V <sub>DD</sub>	245	DQS4_t	281	V <sub>SS</sub>
30	NC	66	A9	102	DQ38	138	V <sub>SS</sub>	174	DQS2_c	210	A11	246	V <sub>SS</sub>	282	DQ59
31	V <sub>SS</sub>	67	V <sub>DD</sub>	103	V <sub>ss</sub>	139	SA0	175	DQS2_t	211	A7	247	DQ39	283	V <sub>SS</sub>
32	DQ22	68	A8	104	DQ34	140	SA1	176	V	212	V <sub>DD</sub>	248	V	284	DDSPD
33	V	69	A6	105	V	141	SCL	177	DQ23	213	A5	249	DQ35	285	SDA
34	DQ18	70	V <sub>DD</sub>	106	DQ44	142	V <sub>PP</sub>	178	V <sub>SS</sub>	214	A4	250	V	286	V <sub>PP</sub>
35	V <sub>SS</sub>	71	A3	107	V	143	V <sub>PP</sub>	179	DQ19	215	V <sub>DD</sub>	251	DQ45	287	V
36	DQ28	72	A1	108	DQ40	144	NC	180	V <sub>SS</sub>	216	A2	252	V <sub>SS</sub>	288	V



# **Pin Descriptions**

The pin description table below is a comprehensive list of all possible pins for DDR4 modules. All pins listed may not be supported on this module. See Functional Block Di-agram for pins specific to this module.

**Table 2: Pin Descriptions** 

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands in order to select one location out of the memory array in the respective bank (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table). The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM.
A10/AP	Input	Auto precharge: A10 is sampled during READ and WRITE commands to determine whether an auto precharge should be performed on the accessed bank after a READ or WRITE operation (HIGH = auto precharge; LOW = no auto precharge). A10 is sampled during a PRECHARGE command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	<b>Burst chop:</b> A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed (HIGH = no burst chop; LOW = burst- chopped). See Command Truth Table in the DDR4 component data sheet.
ACT_n	Input	Command input: ACT_n defines the ACTIVATE command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 are considered as row address A16, A15, and A14. See Command Truth Table.
BAx	Input	Bank address inputs: Define the bank (with a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command.
BGx	Input	Bank group address inputs: Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAM only has BG0.
C0, C1, C2 (RDIMM/LRDIMM on- ly)	Input	Chip ID: These inputs are used only when devices are stacked; that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using through-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which uses CS1_n, CKE1, and ODT1 to control the second die. All other stack configurations, such as a 4H or 8H, are assumed to be single-load (master/slave) type configurations where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code.
CKx_t CKx_c	Input	Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.
CKEx	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After VREFCA has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh.
CSx_n	Input	Chip select: All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code (CS2_n and CS3_n are not used on UDIMMs).



# 4GB (x64) 288-Pin DDR4 UDIMM Pin Descriptions

## **Table 3: Pin Descriptions (Continued)**

Symbol	Туре	Description
ODTx	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT (RTT) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8 configurations (when the TDQS function is enabled via the mode register). For the x16 configuration, RTT is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable RTT.
PARITY	Input	Parity for command and address: This function can be enabled or disabled via the mode register. When enabled in MR5, the DRAM calculates parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time as command and address with CS_n LOW.
RAS_n/A16 CAS_n/A15 WE_n/A14	Input	Command inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command and/or address being entered and have multiple functions. For example, for activation with ACT_n LOW, these are addresses like A16, A15, and A14, but for a non-activation command with ACT_n HIGH, these are command pins for READ, WRITE, and other commands defined in Command Truth Table.
RESET_n	CMOS Input	Active LOW asynchronous reset: Reset is active when RESET_n is LOW and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation.
SAx	Input	<b>Serial address inputs:</b> Used to configure the temperature sensor/SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for temperature sensor/SPD EEPROM:</b> Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I <sup>2</sup> C bus.
DQx, CBx	I/O	Data input/output and check bit input/output: Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic redundancy checksum (CRC) is enabled via the mode register, the CRC code is added at the end of the data burst. Any one or all of DQ0, DQ1, DQ2, or DQ3 may be used for monitoring of internal VREF level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled.
DM_n/DBI_n/ TDQS_t (DMU_n, DBIU_n), (DML_n/ DBII_n)	I/O	Input data mask and data bus inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM is multiplexed with the DBI function by the mode register A10, A11, and A12 settings in MR5. For a x8 device, the function of DM or TDQS is enabled by the mode register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 device and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations (TDQS is not valid for UDIMMs).
SDA	I/O	<b>Serial Data:</b> Bidirectional signal used to transfer data in or out of the EEPROM or EEPROM/TS combo device.
DQS_t DQS_c DQSU_t DQSU_c DQSL_t DQSL_c	I/O	Data strobe: Output with read data, input with write data. Edge-aligned with read data, centered-aligned with write data. For x16 configurations, DQSL corresponds to the data on DQ[7:0], and DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe.
ALERT_n	Output	Alert output: Possesses functions such as CRC error flag and command and address parity error flag as output signal. If a CRC error occurs, ALERT_n goes LOW for the period time interval and returns HIGH. If an error occurs during a command address parity check, ALERT_n goes LOW until the on-going DRAM internal recovery transaction is complete. During connectivity test mode, this pin functions as an input. Use of this signal is system-dependent. If not connected as signal, ALERT_n pin must be connected to VDD on DIMMs.
EVENT_n	Output	Temperature event: The EVENT_n pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors.



Symbol	Type	Description
TDQS_t TDQS_c (x8 DRAM-based RDIMM only)	Output	<b>Termination data strobe:</b> When enabled via the mode register, the DRAM device enables the same RTT termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For more information about TDQS, see the DDR4 DRAM component data sheet (TDQS_t and TDQS_c are not valid for UDIMMs).
V <sub>DD</sub>	Supply	Module power supply: 1.2V (TYP).
V <sub>P</sub>		
Р	Supply	DRAM activating power supply: 2.5V -0.125V / +0.250V.
V	Supply	Reference voltage for control, command, and address pins.
S S V <sub>T</sub>	Supply	Ground.
Т Т	Supply	Power supply for termination of address, command, and control VDD/2.
V <sub>DDSPD</sub>	Supply	Power supply used to power the I <sup>2</sup> C bus for SPD.
RFU	-	Reserved for future use.
NC	-	No connect: No internal electrical connection is present.
NF	-	No function: May have internal connection present, but has no function.



# DQ Map

Table 4: Component-to-Module DQ Map

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	3	157	U2	0	11	168
	1	1	150	1	1	9	161
	2	2	12	1	2	10	23
	3	0	5	1	3	8	16
	4	7	155	1	4	15	166
	5	5	148	1	5	13	159
	6	6	10	1	6	14	21
	7	4	3	]	7	12	14
U3	0	19	179	U4	0	27	190
	1	17	172		1	25	183
	2	18	34		2	26	45
	3	16	27		3	24	38
	4	23	177		4	31	188
	5	21	170		5	29	181
	6	22	32		6	30	43
	7	20	25		7	28	36
U5	0	39	247	U6	0	47	258
	1	36	95		1	44	106
	2	38	102		2	46	113
	3	37	240		3	45	251
	4	34	104		4	42	115
	5	32	97		5	40	108
	6	35	249		6	43	260
	7	33	242		7	41	253
U7	0	55	269	U8	0	63	280
	1	52	117	]	1	60	106
	2	54	124	]	2	62	113
	3	53	262		3	61	251
	4	50	126		4	58	115
	5	48	119	]	5	56	108
	6	51	271		6	59	260
	7	49	264		7	57	253




Table 5: Component-to-Module DQ Map

Component				Component			
Reference	Component		Module Pin	Reference	Component		Module Pin
Number	DQ	Module DQ	Number	Number	DQ	Module DQ	Number
U10	0	60	128	U11	0	52	117
	1	63	280		1	55	269
	2	61	273		2	53	252
	3	62	135		3	54	124
	4	56	130		4	48	119
	5	58	137		5	50	126
	6	57	275		6	49	264
	7	59	282		7	51	271
U12	0	44	106	U13	0	36	95
	1	47	258		1	39	247
	2	45	251		2	37	240
	3	46	113		3	38	102
	4	40	108		4	32	97
	5	42	115		5	34	104
	6	41	253		6	33	242
	7	43	260		7	35	249
U14	0	25	183	U15	0	17	172
	1	27	190		1	19	179
	2	24	38		2	16	27
	3	26	45		3	18	34
	4	29	181		4	21	170
	5	31	188		5	23	177
	6	28	36		6	20	25
	7	30	43		7	22	32
U16	0	9	161	U17	0	1	150
	1	11	168		1	3	157
	2	8	16		2	0	5
	3	10	23		3	2	12
	4	13	159		4	5	148
	5	15	166		5	7	155
	6	12	14		6	4	3
	7	14	21		7	6	10



# **Functional Block Diagrams**

Figure 1: Functional Block Diagram



Note: 1. The ZQ ball on each DDR4 component is connected to an external 240 $\Omega$  ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



## **General Description**

High-speed DDR4 SDRAM modules use DDR4 SDRAM devices with two or four internal memory bank groups. DDR4 SDRAM modules utilizing 4- and 8-bit-wide DDR4 SDRAM devices have four internal bank groups consisting of four memory banks each, provid-ing a total of 16 banks. 16-bit-wide DDR4 SDRAM devices have two internal bank groups consisting of four memory banks each, providing a total of eight banks. DDR4 SDRAM modules benefit from DDR4 SDRAM's use of an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the DDR4 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR4 modules use two sets of differential signals: DQS\_t and DQS\_c to capture data and CK\_t and CK\_c to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and pro-vide precise crossing points to capture input signals.

#### Fly-By Topology

DDR4 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, com-mand, and address buses have been routed in a fly-by topology, where each clock, con-trol, command, and address pin on each DRAM is connected to a single trace and ter-minated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS sig-nals can be easily accounted for by using the write-leveling feature of DDR4.



## **Address Mapping to DRAM**

#### **Address Mirroring**

To achieve optimum routing of the address bus on DDR4 multi rank modules, the ad-dress bus will be wired as shown in the table below, or mirrored. For quad rank modules, ranks 1 and 3 are mirrored and ranks 0 and 2 are non-mirrored. Highlighted ad-dress pins have no secondary functions allowing for normal operation when cross-wired. Data is still read from the same address it was written. However, Load Mode op-erations require a specific address. This requires the controller to accommodate for a rank that is "mirrored." Systems may reference DDR4 SPD to determine if the module has mirroring implemented or not. See the JEDEC DDR4 SPD specification for more de-tails.

**Table 6: Address Mirroring** 

Edge Connector Pin	DRAM Pin, Non-mirrored	DRAM Pin, Mirrored
A0	A0	A0
A1	A1	A1
A2	A2	A2
A3	A3	A4
A4	A4	A3
A5	A5	A6
A6	A6	A5
A7	A7	A8
A8	A8	A7
A9	A9	A9
A10	A10	A10
A11	A11	A13
A13	A13	A11
A12	A12	A12
A14	A14	A14
A15	A15	A15
A16	A16	A16
A17	A17	A17
BA0	BA0	BA1
BA1	BA1	BA0
BG0	BG0	BG1
BG1	BG1	BG0



### **SPD EEPROM Operation**

DDR4 SDRAM modules incorporate serial presence detect (SPD). The SPD data is stor-ed in a 512-byte JEDEC JC-42.4-compliant EEPROM that is segregated into four 128-byte, write-protectable blocks. The SPD content is aligned with these blocks as shown in the table below.

Block	R	ange	Description		
0	0–127 000h–07Fh		Configuration and DRAM parameters		
1	128–255 080h–0FFh		Module-specific parameters		
2	256–319	100h-13Fh	Reserved; all bytes coded as 00h		
	320–383 140h–17Fh		320–383 140h–17Fh		Manufacturing information
3	384–511	180h-1FFh	End-user programmable		

The first 384 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR4 SDRAM Modules." The remaining 128 bytes of storage are available for use by the customer.

The EEPROM resides on a two-wire  $I^2C$  serial interface and is not integrated with the memory bus in any way. It operates as a slave device in the  $I^2C$  bus protocol, with all operations synchronized by the serial clock. Transfer rates of up to 1 MHz are achieva-ble at 2.5V (NOM).

Micron implements reversible software write protection on DDR4 SDRAM-based mod-ules. This prevents the lower 384 bytes (bytes 0–383) from being inadvertently program-med or corrupted. The upper 128 bytes remain available for customer use and unpro-tected.



## **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to ab-solute maximum rating conditions for extended periods may adversely affect reliability.

**Table 7: Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Units	Notes
V DD	VDD supply voltage relative to VSS	-0.4	1.5	V	1
V DDQ	VDDQ supply voltage relative to VSS	-0.4	1.5	٧	1
V PP	Voltage on VPP pin relative to VSS	-0.4	3.0	V	2
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to VSS	-0.4	1.5	V	

**Table 8: Operating Conditions** 

Symbol	Parameter	Min	Nom	Max	Units	Notes
V <sub>DD</sub>	VDD supply voltage	1.14	1.2	1.26	<b>&gt;</b>	1
V PP	DRAM activating power supply	2.375	2.5	2.75	<b>V</b>	2
REFCA(DC)	Input reference voltage command/ address bus	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	3
VTT	Termination reference current from VTT	<b>–750</b>	ı	750	mA	
V <sub>TT</sub>	Termination reference voltage (DC) – command/address bus	0.49 × V <sub>DD</sub> - 20mV	0.5 × VDD	0.51 × VDD + 20mV	V	4
IN	Input leakage current; any input excluding ZQ; 0V < VIN < 1.1V	-2.0	1	2.0	μA	5
I <sub>I/O</sub>	DQ leakage; 0V < V <sub>in</sub> < V <sub>DD</sub>	-4.0	ı	4.0	μA	5
ZQ ZQ	Input leakage current; ZQ	-3.0	ı	3.0	μA	5, 6
OZpd	Output leakage current; VOUT = VDD; DQ is disabled	_	-	5.0	μA	
OZpu	Output leakage current; VOUT =VSS; DQ and ODT are disabled; ODT is disabled with ODT input HIGH	-	-	5.0	μA	
VREFCA	VREFCA leakage; VREFCA = VDD/2 (after DRAM is initialized)	-2.0	-	2.0	μA	5

Notes: 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.

- 2. VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- 4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
- 5. Multiply by the number of DRAM die on the module.
- 6. Tied to ground. Not connected to edge connector.



#### **Table 9: Thermal Characteristics**

Symbol	Parameter/Condition	Value	Units	Notes
	Commercial operating case temperature	0 to 85	°C	1, 2, 3
C C		>85 to 95	°C	1, 2, 3, 4
OPER	Normal operating temperature range	0 to 85	°C	5, 7
OPER	Extended temperature operating range (optional)	>85 to 95	°C	5, 7
STG	Non-operating storage temperature	-55 to 100	°C	6
RH	Non-operating Storage Relative Humidity (non-condensing)	5 to 95	%	
NA	Change Rate of Storage Temperature	20	°C/hour	

Notes: 1. Maximum operating case temperature; T<sub>C</sub> is measured in the center of the package.

- 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T<sub>C</sub> during operation.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T<sub>C</sub> dur-ing operation.
- If TC exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 3.9µs interval refresh rate.
- 5. The refresh rate must double when  $85^{\circ}\text{C} < \text{TOPER} \le 95^{\circ}\text{C}$ .
- 6. Storage temperature is defined as the temperature of the top/center of the DRAM and does not reflect the storage temperatures of shipping trays.
- 7. For additional information, refer to technical note TN-00-08: "Thermal Applications" available at micron.com.



# **SPD EEPROM Operating Conditions**

#### **Table 10: SPD EEPROM DC Operating Conditions**

Parameter/Condition	Symbol	Min	Nom	Max	Units
Supply voltage	DDSPD	_	2.5		V
Input low voltage: logic 0; all inputs	V <sub>IL</sub>	-0.5	-	V × DDSPD × 0.3	V
Input high voltage: logic 1; all inputs	V <sub>IH</sub>	V <sub>DDSPD</sub> × 0.7	-	V + DDSPD + 0.5	V
Output low voltage: 3mA sink current VDDSPD > 2V	V <sub>OL</sub>	_	_	0.4	V
Input leakage current: (SCL, SDA) VIN = VDDSPD or VSSSPD	l Ll	_	_	±5	μA
Output leakage current: VOUT = VDDSPD or VSSSPD, SDA in High-Z		_	_	±5	μA

Notes: 1. Table is provided as a general reference. Consult JEDEC JC-42.4 EE1004 and TSE2004 device specifications for complete details.

2. All voltages referenced to VDDSPD.

**Table 11: SPD EEPROM AC Operating Conditions** 


Parameter/Condition	Symbol	Min	Max	Units
Clock frequency	t <sub>SCL</sub>	10	1000	kHz
Clock pulse width HIGH time	<sup>t</sup> HIGH	260	_	ns
Clock pulse width LOW time	t <sub>LOW</sub>	500	_	ns
Detect clock LOW timeout	<sup>t</sup> TIMEOUT	25	35	ms
SDA rise time	tR	_	120	ns
SDA fall time	t <b>F</b>	_	120	ns
Data-in setup time	<sup>t</sup> SU:DAT	50	_	ns
Data-in hold time	t <sub>HD:DI</sub>	0	_	ns
Data out hold time	tHD:DAT	0	350	ns
Start condition setup time	<sup>t</sup> SU:STA	260	_	ns
Start condition hold time	tHD:STA	260	_	ns
Stop condition setup time	tsu:sto	260	_	ns
Time the bus must be free before a new transition can start	<sup>t</sup> BUF	500	-	ns
Write time	tW	-	5	ms
Warm power cycle time off	<sup>t</sup> POFF	1	_	ms
Time from power on to first command	<sup>t</sup> INIT	10	_	ms

Note: 1. Table is provided as a general reference. Consult JEDEC JC-42.4 EE1004 and TSE2004 device specifications for complete details.



## **Module Dimensions**

Figure 2: 288-Pin DDR4 UDIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. 2. The dimensional diagram is for reference only.