

DDR4 SDRAM SODIMM

NTCKF2666ND4-8GB

Features

- DDR4 functionality and operations supported as defined in the component data sheet
- 260-pin, small-outline dual in-line memory module (SODIMM)
- Fast data transfer rates: PC4-2666
- 8GB
- $V_{DD} = 1.20V$ (NOM)
- VPP = 2.5V (NOM)
- VDDSPD = 2.5V (NOM)
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- Data bus inversion (DBI) for data bus
- On-die VREFDO generation and calibration
- · Single-rank
- Onboard I^2C serial presence-detect (SPD) EEPROM
- 16 internal banks; 4 groups of 4 banks each
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- Gold edge contacts
- Halogen-free
- · Fly-by topology
- Terminated control command and address bus

Figure 1: 260-Pin SODIMM (MO-310 R/C-A1)

Module Height: 30mm (1.181in) Marking

Options

• Operating temperature - Commercial ($0^{\circ}C \le TOPER \le 95^{\circ}C$) None Package

Ζ

- 260-pin DIMM (halogen-free)

• Frequency/CAS latency

Clock Cycles(CL-^tRCD-^tRP)=8-8-8



Pin Assignments

The pin assignment table below is a comprehensive list of all possible pin assignments for DDR4 SODIMM modules. See Functional Block Diagram for pins specific to this module.

Table 1: Pin Assignments

		260-F	Pin DDR4 S	ODIM	M Front					260-	Pin DDR4 S	ODIN	IM Back		
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	67	DQ29	133	A1	199	DM5_n/ DBI5_n	2	V _{SS}	68	V _{SS}	134	EVENT_n, NF	200	DQS5_t
3	DQ5	69	V _{ss}	135	V _{DD}	201	V _{ss}	4	DQ4	70	DQ24	136	V _{DD}	202	V _{SS}
5	V _{SS}	71	DQ25	137	CK0_t	203	DQ46	6	V SS	72	V _{SS}	138	CK1_t/NF	204	DQ47
7	DQ1	73	V _{SS}	139	CK0_c	205	V _{SS}	8	DQ0	74	DQS3_c	140	CK1_c/NF	206	V _{SS}
9	V _{SS}	75	DM3_n/ DBI3_n	141		207	DQ42	10	V _{ss}	76	DQS3_t	142	V _{DD}	208	DQ43
11	DQS0_c	77	V _{ss}	143	PARITY	209	V _{ss}	12	DM0_n/ DBI0_n	78	V _{SS}	144	A0	210	V _{SS}
13	DQS0_t	79	DQ30	145	BA1	211	DQ52	14	V	80	DQ31	146	A10/AP	212	DQ53
15	V	81	V _{ss}	147	V _{DD}	213	V _{SS}	16	DQ6	82	V _{SS}	148	V _{DD}	214	V _{SS}
17	DQ7	83	DQ26	149	CS0_n	215	DQ49	18	V _{SS}	84	DQ27	150	BA0	216	DQ48
19	V _{SS}	85	V _{SS}	151	WE_n/ A14	217	V _{SS}	20	DQ2	86	V _{SS}	152	RAS_n/ A16	218	V _{SS}
21	DQ3	87	CB5/NC	153	V	219	DQS6_c	22	V _{SS}	88	CB4/NC	154	V _{DD}	220	DM6_n/ DBI6_n
23	V _{ss}	89	V _{ss}	155	ODT0	221	DQS6_t	24	DQ12	90	V _{SS}	156	CAS_n/ A15	222	V _{SS}
25	DQ13	91	CB1/NC	157	CS1_n/ NC	223	V _{SS}	26	V _{ss}	92	CB0/NC	158	A13	224	DQ54
27	V _{SS}	93	V _{SS}	159	V _{DD}	225	DQ55	28	DQ8	94	V _{SS}	160	V DD	226	V _{SS}
29	DQ9	95	DQS8_c/ NC	161	ODT1/ NC	227	V _{ss}	30	V _{SS}	96	DM8_n/ DBI_n/NC	162	C0/ CS2_n/NC	228	DQ50
31	V _{SS}	97	DQS8_t/ NC	163	V _{DD}	229	DQ51	32	DQS1_c	98	V _{ss}	164	V _{REFCA}	230	V _{ss}
33	DM1_n/ DBI_n	99	V _{SS}	165	C1, CS3_n, NC	231	V _{SS}	34	DQS1_t	100	CB6/NC	166	SA2	232	DQ60
35	V	101	CB2/NC	167	V _{SS}	233	DQ61	36	V _{ss}	102	V _{ss}	168	V _{SS}	234	V _{SS}
37	DQ15	103	V _{SS}	169	DQ37	235	V _{SS}	38	DQ14	104	CB7/NC	170	DQ36	236	DQ57
39	V _{SS}	105	CB3/NC	171	V _{SS}	237	DQ56	40	V _{SS}	106	V _{ss}	172	V _{SS}	238	V _{SS}
41	DQ10	107	V _{SS}	173	DQ33	239	V _{SS}	42	DQ11	108	RESET_n	174	DQ32	240	DQS7_c
43	V _{SS}	109	CKE0	175	V _{SS}	241	DM7_n/ DBI7_n	44	V _{SS}	110	CKE1/ NC	176	V _{SS}	242	DQS7_t
45	DQ21	111	V	177	DQS4_c	243	V _{ss}	46	DQ20	112	V _{DD}	178	DM4_n/ DBI4_n	244	V _{SS}
47	V _{SS}	113	BG1	179	DQS4_t	245	DQ62	48	V _{ss}	114	ACT_n	180	V _{SS}	246	DQ63
49	DQ17	115	BG0	181	V	247	V _{SS}	50	DQ16	116	ALERT_n	182	DQ39	248	V _{SS}
51	V _{SS}	117	V _{DD}	183	DQ38	249	DQ58	52	V _{SS}	118		184	V _{SS}	250	DQ59
53	DQS2_c	119	A12	185	V _{ss}	251	V _{ss}	54	DM2_n/ DBI2_n	120	A11	186	DQ35	252	V _{SS}
55	DQS2_t	121	A9	187	DQ34	253	SCL	56	V _{SS}	122	A7	188	V ss	254	SDA
57	V _{ss}	123	V _{DD}	189	V _{SS}	255	V	58	DQ22	124	V _{DD}	190	DQ45	256	SA0



Table 1	: Pin	Assignments	(Continued)
---------	-------	-------------	-------------

	260-Pin DDR4 SODIMM Front						260-Pin DDR4 SODIMM Back								
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
59	DQ23	125	A8	191	DQ44	257	V	60	V _{SS}	126	A5	192	V _{SS}	258	V _{TT}
61	V _{SS}	127	A6	193	V _{SS}	259	V _{PP}	62	DQ18	128	A4	194	DQ41	260	SA1
63	DQ19	129	V _{DD}	195	DQ40	-	_	64	V _{SS}	130	V _{DD}	196	V _{SS}	-	-
65	V _{SS}	131	A3	197	V _{SS}	_	_	66	DQ28	132	A2	198	DQS5_c	-	-



Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for DDR4 modules. All pins listed may not be supported on this module. See Functional Block Di-agram for pins specific to this module.

Table 2: Pin Descriptions

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands in order to select one location out of the memory array in the respective bank (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table). The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM.
A10/AP	Input	Auto precharge: A10 is sampled during READ and WRITE commands to determine whether an auto precharge should be performed on the accessed bank after a READ or WRITE operation (HIGH = auto precharge; LOW = no auto precharge). A10 is sampled during a PRECHARGE command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	Burst chop: A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed (HIGH = no burst chop; LOW = burst chopped). See Command Truth Table in the DDR4 component data sheet.
ACT_n	Input	Command input: ACT_n defines the ACTIVATE command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 are considered as row address A16, A15, and A14. See Command Truth Table.
BAx	Input	Bank address inputs: Define the bank (with a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command.
BGx	Input	Bank group address inputs: Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAM only has BG0.
C0, C1, C2 (RDIMM/LRDIMM on- ly)	Input	Chip ID: These inputs are used only when devices are stacked; that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using through-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which uses CS1_n, CKE1, and ODT1 to control the second die. All other stack configurations, such as a 4H or 8H, are assumed to be single-load (master/slave) type configurations where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code.
CKx_t CKx_c	Input	Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.
CKEx	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After V _{REFCA} has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh.
CSx_n	Input	Chip select: All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code (CS2_n and CS3_n are not used on UDIMMs).



Table 2: Pin Descriptions (Continued)

Symbol	Туре	Description
ODTx	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT (RTT) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8 configurations (when the TDQS function is enabled via the mode register). For the x16 configuration, RTT is applied to each DQ, DQSU_t, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable RTT.
PARITY	Input	Parity for command and address: This function can be enabled or disabled via the mode register. When enabled in MR5, the DRAM calculates parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time as command and address with CS_n LOW.
RAS_n/A16 CAS_n/A15 WE_n/A14	Input	Command inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the com- mand and/or address being entered and have multiple functions. For example, for activation with ACT_n LOW, these are addresses like A16, A15, and A14, but for a non-activation com- mand with ACT_n HIGH, these are command pins for READ, WRITE, and other commands de- fined in Command Truth Table.
RESET_n	CMOS Input	Active LOW asynchronous reset: Reset is active when RESET_n is LOW and inactive when RE- SET_n is HIGH. RESET_n must be HIGH during normal operation.
SAx	Input	Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I^2C bus.
SCL	Input	Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I ² C bus.
DQx, CBx	I/O	Data input/output and check bit input/output: Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic re- dundancy checksum (CRC) is enabled via the mode register, the CRC code is added at the end of the data burst. Any one or all of DQ0, DQ1, DQ2, or DQ3 may be used for monitoring of inter- nal VREF level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled.
DM_n/DBI_n/ TDQS_t (DMU_n, DBIU_n), (DML_n/ DBII_n)	I/O	Input data mask and data bus inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM is multiplexed with the DBI function by the mode register A10, A11, and A12 settings in MR5. For a x8 device, the function of DM or TDQS is enabled by the mode register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 device and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations (TDQS is not valid for UDIMMs).
SDA	I/O	Serial Data: Bidirectional signal used to transfer data in or out of the EEPROM or EEPROM/TS combo device.
DQS_t DQS_c DQSU_t DQSU_c DQSL_t DQSL_c	I/O	Data strobe: Output with read data, input with write data. Edge-aligned with read data, cen- tered-aligned with write data. For x16 configurations, DQSL corresponds to the data on DQ[7:0], and DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differen- tial data strobe only and does not support a single-ended data strobe.
ALERT_n	Output	Alert output: Possesses functions such as CRC error flag and command and address parity error flag as output signal. If a CRC error occurs, ALERT_n goes LOW for the period time interval and returns HIGH. If an error occurs during a command address parity check, ALERT_n goes LOW until the on-going DRAM internal recovery transaction is complete. During connectivity test mode, this pin functions as an input. Use of this signal is system-dependent. If not connected as signal, ALERT_n pin must be connected to VDD on DIMMs.
EVENT_n	Output	Temperature event: The EVENT_n pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors.



Table 2: Pin Descriptions (Continued)

Symbol	Туре	Description
TDQS_t TDQS_c (x8 DRAM-based RDIMM only)	Output	Termination data strobe: When enabled via the mode register, the DRAM device enables the same RTT termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For more information about TDQS, see the DDR4 DRAM component data sheet (TDQS_t and TDQS_c are not valid for UDIMMs).
V	Supply	Module power supply: 1.2V (TYP).
V P		
Р	Supply	DRAM activating power supply: 2.5V -0.125V / +0.250V.
V _{REFCA}	Supply	Reference voltage for control, command, and address pins.
V s s	Supply	Ground.
	Supply	Power supply for termination of address, command, and control VDD/2.
V DDSPD	Supply	Power supply used to power the I ² C bus for SPD.
RFU	-	Reserved for future use.
NC	_	No connect: No internal electrical connection is present.
NF	_	No function: May have internal connection present, but has no function.



DQ Map

Table 3: Component-to-Module DQ Map

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	3	21	U2	0	19	63
	1	0	8		1	17	49
	2	2	20		2	18	62
	3	1	7		3	16	50
	4	6	16		4	22	58
	5	4	4		5	21	45
	6	7	17		6	23	59
	7	5	3		7	20	46
U4	0	38	183	U5	0	55	225
	1	36	170		1	52	211
	2	39	182		2	54	224
	3	37	169		3	53	212
	4	35	186		4	50	228
	5	32	174		5	49	215
	6	34	187		6	51	229
	7	33	173		7	48	216
U6	0	56	237	U7	0	40	195
	1	58	249		1	42	207
	2	57	236		2	41	194
	3	59	250		3	43	208
	4	61	233		4	44	191
	5	62	245		5	47	204
	6	60	232		6	45	190
	7	63	246		7	46	203
U8	0	29	67	U9	0	12	24
	1	30	79		1	15	37
	2	28	66		2	13	25
	3	31	80		3	14	38
	4	24	70		4	9	29
	5	26	83		5	10	41
	6	25	71		6	8	28
	7	27	84		7	11	42



8GB (x64, SR) 260-Pin DDR4 SODIMM Functional Block Diagram

Functional Block Diagram

CS0 DQS0_t DQS0_c N DQS4_t DQS4_c N BA[1:0] BA[1:0]: DDR4 SDRAM N BG[1:0] BG[1:0]: DDR4 SDRAM ACT_n DBI0 n/DM0 DBI4 1/DM4_n ACT_n: DDR4 SDRAM A[13:0] A[13:0]: DDR4 SDRAM RAS_n/A16 CS_n DQS_t DQS_ DM_n DBI_r DM_n/ DBI_n DQ DQ CS_n DQS_t DQS RAS_n/A16: DDR4 SDRAM CAS_n/A15 DQ DQ DQ0-DQ32 CAS_n/A15: DDR4 SDRAM WE_n/A14 DQ33 = DQ34 = DQ35 = DQ36 = DQ1-M N WE_n/A14: DDR4 SDRAM DQ DQ DQ DQ DQ DQ2-M -M U1 U4 CKE0 - CKE0: Rank 0 DQ3-M N ODT0 ODT0: Rank 0 DQ4 w -N DQ5_M RESET RESET_n: DDR4 SDRAM PAR: DDR4 SDRAM DQ6 DQ7 DQ DQ38 DQ39 DQ PAR_IN N N ALERT_CONN - ALERT_DRAM: DDR4 SDRAM Vss-Vss . ZQ zq DQS1_t DQS1_c N DQS5_t DQS5_c N N N Clock, control, command, and address line terminations: DBI1_n/DM1_n DBI5_n/DM5_n DDR4 DM_n/ DB[_n DQ DQ CS_n DQS_t DQS_ CS_n DQS_t DQS_c DM_n/ DB[_n CS0_n, BA[1:0], BG[1:0], SDRAM DQ40 - M DQ DQ41 - M DQ DQ42 - M DQ DQ42 - M DQ DQ43 - M DQ DQ44 - M DQ DQ45 - M DQ DQ46 - M DQ DQ8-W ACT_n, A[13:0], RAS_n/A16 DQ9-M Vтт CAS_n/A15, WE_n/A14 U9 U7 DQ11-M DQ12-M DDR4 CKE0. ODT0 SDRAM DQ13 DQ DQ14 DQ DQ15 DQ DQ46 -M CK0_t CK0_c TH-VDD Vss W -zq Vss -zq DQS2_t DQS2_c N DQS6_t-DQS6_c-N U3 DBI2 n/DM2 DBI6 n/DM6 DM_n/ DBI_n DQ DQ DQ SPD EEPROM CS_n DQS_t DQS CS_n DQS_t DQS_ SCI--SDA DQ16-W DQ48 DQ49 N EVT A0 A1 A2 DO17-M N DQ50 - M DQ51 - M DQ52 - M DQ18 DQ19in Vss SA0 SA1 Vss U2 DQ DQ DQ DQ U5 N DQ20--N DQ21-DQ53 -~~ CK0_t DQ22 DQ DQ DQ54 DQ55 DQ DQ N N Rank 0 0023 N CK0_c -zq Vss. Vss zq N DQS3_t DQS3_c DBI3_n/DM3_n DQS7_ DQS7_c DBI7_n/DM7_r CK1_t CK1_c N N N M SPD EEPROM DM n/ DBI_n CS n DQS t DQS d CS n DQS t DQS d DM_n/ DBI_n 1 DQ DQ DQ DQ DQ DQ56 -DQ57 -DQ58 -DQ DQ DQ DQ DQ24 DDR4 SDRAM ĨL. Ļ DQ25-DQ26--w N Control, command, and ~~ -N U8 U6 address termination DO27-DO -DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ28_ DQ29_ DQ60 - M DQ61 - M w V_{ref} CA DDR4 SDRAM ~~ DQ30_ DQ31_ DQ62 . DQ63 . N M DDR4 SDRAM V. -zc v DDR4 SDRAM

Figure 1: Functional Block Diagram

Note: 1. The ZQ ball on each DDR4 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



General Description

High-speed DDR4 SDRAM modules use DDR4 SDRAM devices with two or four internal memory bank groups. DDR4 SDRAM modules utilizing 4- and 8-bit-wide DDR4 SDRAM devices have four internal bank groups consisting of four memory banks each, provid-ing a total of 16 banks. 16-bit-wide DDR4 SDRAM devices have two internal bank groups consisting of four memory banks each, providing a total of eight banks. DDR4 SDRAM modules benefit from DDR4 SDRAM's use of an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the DDR4 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR4 modules use two sets of differential signals: DQS_t and DQS_c to capture data and CK_t and CK_c to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and pro-vide precise crossing points to capture input signals.

Fly-By Topology

DDR4 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, com-mand, and address buses have been routed in a fly-by topology, where each clock, con-trol, command, and address pin on each DRAM is connected to a single trace and ter-minated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS sig-nals can be easily accounted for by using the write-leveling feature of DDR4.



Address Mapping to DRAM

Address Mirroring

To achieve optimum routing of the address bus on DDR4 multi rank modules, the ad-dress bus will be wired as shown in the table below, or mirrored. For quad rank mod-ules, ranks 1 and 3 are mirrored and ranks 0 and 2 are non-mirrored. Highlighted ad-dress pins have no secondary functions allowing for normal operation when cross-wired. Data is still read from the same address it was written. However, Load Mode op-erations require a specific address. This requires the controller to accommodate for a rank that is "mirrored." Systems may reference DDR4 SPD to determine if the module has mirroring implemented or not. See the JEDEC DDR4 SPD specification for more de-tails.

Table 4: Address Mirroring

Edge Connector Pin	DRAM Pin, Non-mirrored	DRAM Pin, Mirrored
A0	A0	A0
A1	A1	A1
A2	A2	A2
A3	A3	A4
A4	A4	A3
A5	A5	A6
A6	A6	A5
A7	Α7	A8
A8	A8	A7
A9	A9	A9
A10	A10	A10
A11	A11	A13
A13	A13	A11
A12	A12	A12
A14	A14	A14
A15	A15	A15
A16	A16	A16
A17	A17	A17
BA0	BA0	BA1
BA1	BA1	BA0
BG0	BG0	BG1
BG1	BG1	BG0



SPD EEPROM Operation

DDR4 SDRAM modules incorporate serial presence detect (SPD). The SPD data is stor-ed in a 512-byte JEDEC JC-42.4-compliant EEPROM that is segregated into four 128-byte, write-protectable blocks. The SPD content is aligned with these blocks as shown in the table below.

Block	R	ange	Description		
0	0–127	000h–07Fh	Configuration and DRAM parameters		
1	128–255	–255 080h–0FFh Module-specific parameters			
2	256–319	100h–13Fh	Reserved; all bytes coded as 00h		
	320–383	140h–17Fh	Manufacturing information		
3	384–511	180h–1FFh	End-user programmable		

The first 384 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR4 SDRAM Modules." The remaining 128 bytes of storage are available for use by the customer.

The EEPROM resides on a two-wire I^2C serial interface and is not integrated with the memory

bus in any way. It operates as a slave device in the I^2C bus protocol, with all operations synchronized by the serial clock. Transfer rates of up to 1 MHz are achieva-ble at 2.5V (NOM).



Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other condi-tions outside those indicated in each device's data sheet is not implied. Exposure to ab-solute maximum rating conditions for extended periods may adversely affect reliability.

Table 5: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Notes
V DD	VDD supply voltage relative to VSS	-0.4	1.5	V	1
V DDQ	VDDQ supply voltage relative to VSS	-0.4	1.5	V	1
V PP	Voltage on VPP pin relative to VSS	-0.4	3.0	V	2
V _{IN} , V _{OUT}	Voltage on any pin relative to VSS	-0.4	1.5	V	

Table 6: Operating Conditions

Symbol	Parameter	Min	Nom	Мах	Units	Notes
V _{DD}	VDD supply voltage	1.14	1.2	1.26	V	1
V _{PP}	DRAM activating power supply		2.5	2.75	V	2
V REFCA(DC)	Input reference voltage command/ address bus	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	3
I VTT	Termination reference current from VTT	-500	-	500	mA	
V _{TT}	Termination reference voltage (DC) – command/address bus	0.49 × VDD - 20mV	0.5 × VDD	0.51 × VDD + 20mV	V	4
IN	Input leakage current; any input excluding ZQ; 0V < VIN < 1.1V	-2.0	-	2.0	μA	5
ZQ	Input leakage current; ZQ	-50.0	-	10.0	μA	5, 6
OZpd	Output leakage current; VOUT = VDD; DQ is disabled	_	-	10.0	μA	
l OZpu	Output leakage current; VOUT = VSS; DQ is disabled; ODT is disabled with ODT input HIGH	-50.0	_	_	μA	
VREFCA	VREFCA leakage; VREFCA = VDD/2 (after DRAM is ini- tialized)	-2.0	-	2.0	μA	5

Notes: 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.

- 2. VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- 4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
- 5. Multiply by the number of DRAM die on the module.
- 6. Tied to ground. Not connected to edge connector.



Table 7: Thermal Characteristics

Symbol	Parameter/Condition	Value	Units	Notes
C	Commercial operating case temperature	0 to 85	°C	1, 2, 3
C		>85 to 95	°C	1, 2, 3, 4
OPER	Normal operating temperature range	0 to 85	°C	5, 7
OPER	Extended temperature operating range (optional)	>85 to 95	°C	5, 7
STG	Non-operating storage temperature	–55 to 100	°C	6
RH	Non-operating Storage Relative Humidity (non-condensing)	5 to 95	%	
NA	Change Rate of Storage Temperature	20	°C/hour	

Notes: 1. Maximum operating case temperature; TC is measured in the center of the package.

- 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T_C during operation.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum TC dur-ing operation.
- 4. If TC exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 3.9µs interval refresh rate.
- 5. The refresh rate must double when $85^{\circ}C < TOPER \le 95^{\circ}C$.
- 6. Storage temperature is defined as the temperature of the top/center of the DRAM and does not reflect the storage temperatures of shipping trays.
- 7. For additional information, refer to technical note TN-00-08: "Thermal Applications" available at micron.com.



DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR4 component data sheets. Component specifications are available at micron.com. Module speed grades correlate with component speed grades, as shown below.

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully de-signed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Mi-cron encourages designers to simulate the signal characteristics of the system's memo-ry bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the edge connector of the module, not at the DRAM. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



SPD EEPROM Operating Conditions

Table 8: SPD EEPROM DC Operating Conditions

Parameter/Condition	Symbol	Min	Nom	Max	Units
Supply voltage	V DDSPD	-	2.5	-	V
Input low voltage: logic 0; all inputs	V _{IL}	-0.5	-	V × DDSPD × 0.3	V
Input high voltage: logic 1; all inputs	V _{IH}	V × DDSPD × 0.7	-	V _{DDSPD} + 0.5	V
Output low voltage: 3mA sink current VDDSPD > 2V	V	-	-	0.4	V
Input leakage current: (SCL, SDA) VIN = VDDSPD or VSSSPD	L	-	-	±5	μA
Output leakage current: VOUT = VDDSPD or VSSSPD, SDA in High-Z	LO	_	_	±5	μA

Notes: 1. Table is provided as a general reference. Consult JEDEC JC-42.4 EE1004 and TSE2004 device specifications for complete details.

2. All voltages referenced to VDDSPD.

Table 9: SPD EEPROM AC Operating Conditions


Parameter/Condition	Symbol	Min	Max	Units
Clock frequency	^t SCL	10	1000	kHz
Clock pulse width HIGH time	^t HIGH	260	_	ns
Clock pulse width LOW time	^t LOW	500	_	ns
Detect clock LOW timeout	^t TIMEOUT	25	35	ms
SDA rise time	tR	_	120	ns
SDA fall time	tF	_	120	ns
Data-in setup time	^t SU:DAT	50	_	ns
Data-in hold time	^t HD:DI	0	_	ns
Data out hold time	^t HD:DAT	0	350	ns
Start condition setup time	^t SU:STA	260	_	ns
Start condition hold time	^t HD:STA	260	-	ns
Stop condition setup time	^t SU:STO	260	-	ns
Time the bus must be free before a new transi- tion can start	^t BUF	500	-	ns
Write time	tW	-	5	ms
Warm power cycle time off	^t POFF	1	_	ms
Time from power on to first command	^t INIT	10		ms

Note: 1. Table is provided as a general reference. Consult JEDEC JC-42.4 EE1004 and TSE2004 device specifications for complete details.



Module Dimensions

Figure 2: 260-Pin DDR4 SODIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. 2. The dimensional diagram is for reference only.